|
BusPro-S - High Speed Multi-I/O SPI Host, Debugger, and Programmer |
|
|
|
|
The BusPro-S High-Speed Multi-IO SPI Host is designed with speed, versatility, and value in mind. Featuring a 60 MHz clock rate with up to 200 Mb/s throughput and support for standard, dual, quad, and 3-wire modes, the BusPro-S is the right tool for all SPI debugging applications—present and beyond.
BusPro-S Features
- High-performance SPI controller with multi-IO interface.
- Four IO modes including standard, 3-wire, dual, and quad.
- User programmable SCK rate up to 60 MHz in enhanced mode.
- Up to 200 Mb/s throughput in enhanced mode for fast programming speed.
- Selectable interface voltage of 1.8V, 2.5V, and 3.3V.
- Configurable bit order, slave select polarity, and SPI mode.
- Eight independent slave select signals for designs with multiple slave devices.
- Powerful debugger with command script editor.
- In-System Programming (ISP) of SPI serial Flash and EEPROMs.
- Detailed transaction log with time stamp and data recording.
- High-speed USB 2.0 interface.
- Robust and portable bus-powered USB device, no external power supply required.
- Royalty-free software application programming interface (API).
- SPI Exerciser software supports Windows® XP, Windows Vista®, and Windows® 7 operating systems (32-bit and 64-bit).
The included SPI Exerciser software features two modules: Debugger and Programmer
The Debugger module features a command script interface with individual tabs for maintaining multiple command sessions. The transaction log maintains a list of all activity performed by the BusPro-S. The debugger interface features easy access to both standard and enhanced modes for maximum flexibility when debugging complex systems.
The Programmer module features a library of common Flash and EEPROM device models for fast, convenient in-system erase, program, verify, and read operations for both standard and multi-IO components.
Powerful API
The BusPro-S includes an application programming interface (API) in the form of a 32-bit Windows DLL. All major host functions are available through the API for convenient integration into third party applications and for use with popular lab and test executive software suites.
The product will become available in mid-May 2012.
|
|
Last Updated on Monday, 05 March 2012 15:22 |
|
BF592audio - low-cost module for speech processing |
|
|
|
|
This small, low-cost audio processing module based on a Blackfin BF592 DSP controller has been designed especially for embedded echo-cancelling and other sound and speech processing applications. It comes with a 200MHz Blackfin ADSP-BF592 (400MHz version is optional), an SSM2603 programmable audio codec and several general purpose I/O pins that can serve as special function ports such as UART, SPI or SPORT (synchronous serial port with TDM). Prices start at 40EUR for quantities of 100+ units (excl. VAT and algorithms). If you wish to learn more about this product and its applications, please check the datasheet or contact us.
An evaluation board is now available featuring audio I/O, multiple general purpose I/Os and an analog telephone interface. |
|
Last Updated on Tuesday, 24 April 2012 18:16 |
|
Wireless JTAG Emulator for Texas Instruments DSP, ARM, OMAP etc. |
|
|
|
The first fully-integrated wireless JTAG emulator (USB510W) for Code Composer Studio is now available from Blackhawk. It supports TI's integrated development environment version 5.1 from Texas Instruments. The USB510W has an embedded 802.11 b/g/n wireless transceiver so that it requires no physical connection to a computer in order to debug using Code Composer Studio IDE. The primary benefit of this capability is to completely isolate the debug, test and development computer from the target system. This will protect the developer from harsh environments and the development computer from damaging ground loop voltages, such as those found in high-voltage motor control applications. The integrated wireless feature of the USB510W is capable of supporting the following wireless protocols and speeds: 802.11n: 6.5, 13, 19.5, 26, 39, 52, 58.5 & 65 Mbps; 802.11ag: 6, 9, 12, 18, 24, 36, 48, & 54 Mbps, and 802.11b: 1, 2, 5.5 & 11 Mbps.
The USB510W software is fully integrated with Code Composer Studio IDE and offers a high-speed USB 2.0 host connection that can be used for wireless configuration and emulation debug. Other features include a 20-pin cTI JTAG cable connection, pin converters for other target headers, operational LEDs for the USB and wireless interfaces, auto-ranging TCK up to 50 MHz and target I/O support from 1.8 to 5.0 volts. The USB510W supports TI's embedded fixed- and floating-point processors, including Stellaris ARM Cortex-M microcontrollers, Sitara ARM9 and ARM Cortex-A8 microprocessors, DaVinci digital media processors, OMAP mobile applications processors, C6000 and C5000 DSPs and real-time control C2000 MCUs.
Datasheet
This e-mail address is being protected from spambots. You need JavaScript enabled to view it
Downloads |
|
Last Updated on Friday, 24 February 2012 14:58 |
|
Xynergy XS - STM32 Cortex-M4, Spartan-6 & 128MB DDR3 on 20cm² |
|
|
|
|
Our engineers have come up with a compact, flexible and powerful processor module based on ST Microelectronics STM32 Cortex-M4 microcontroller (168MHz, 512kBBytes Flash, 192kBytes RAM) an a Xilinx Spartan-6 FPGA (LX9: 1430 Slices, 16 DSP48A1 Slices). The module comes in a 200-pin SO-DIMM (DDR2 style, 1,8V coded) and is closely related to Xynergy platform which we have developed for Silica, one of the most renowned European distributors. Because our version of the hardware is so small, we named it "Xynergy XS". Besides the STM32 (STM32F407) in a 176-ball CSP and the FPGA (XC6XLS9, LX45 optional) in a 324-ball BGA, the module boasts one 64M x 16 DDR3 RAM attached to one of the FPGA's memory ports, and 64MBits of serial flash for configuration and data. The on-board PHY complements the numerous standard and general purpose interfaces with more than 130 I/O lines, up to 70 of which can be used as differential LVDS lines (i.e. 35 signal pairs connected to the FPGA). The LVDS interface may be used for FMC standard mezzanine modules.
A "motherboard" is also available with power supplies, many interface on standard I/O connectors, including isolated CAN (2 ports), UART, LAN, SPI, I2C and USB-OTG. JTAG ports of the STM32 and the FPGA are available at standard JTAG connectors (20 pin for the ARM, 6 pin for the FPGA).
The on-board power supply requires a single 3.3Volt source while banks 0 and 2 of the FPGA may be operated on a lesser I/O voltage such as 2.5V supplied separately. More details on this little piece of high performance engineering are available from the datasheet and by request.
We recommend Keil ARM-MDK for software development for the STM32 (free download with code size limit of 32kBytes). Other compilers / IDEs are also suitable, such as IAR, Rowley, GNU etc.
For the Spartan-6 the free ISE from Xilinx is the best (and only) choice, version 13.4 currently available for download. |
|
Last Updated on Saturday, 05 May 2012 11:59 |
|
TestGenie - Getting started with Low-cost Boundary Scan |
|
|
|

TestGenie is a package consisting of ScanExpress executable software components and a JTAG controller from Corelis, which allows users to start their boundary scan experience at very reasonable costs at with almost no effort to introduce this technology into their production process.
Included in the TestGenie package is the test plan generation for your product based on your netlist, the bill of material and BSDL files from the silicon vendors. With the testplan generation being part of the offer, it will only take a few days before you can get your test up and running. There is no need to get involved in creating your own test plan which of course can be the next step if you are satisfied with what you received. We are here to help you get started with TestGenie and the other ScanExpress tools Corelis has to offer.
Please contact us for details and a quotation if you consider using boundary scan technology. You will be surprised how easy and how inexpensive it is to begin making use of this technology.
|
|
Last Updated on Friday, 16 September 2011 09:37 |
|
|